Abstract: This letter presents a technique for optimising CMOS based DSP systems for power. A Genetic Algorithm is used to reduce power, while tracking area and speed specifications, through the application of high level transformations. The algorithm searches for systems with the lowest power consumption within a large solution space. Results are presented which demonstrate the efficiency of the Genetic Algorithm as a power optimisation tool for complex VLSI systems.
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may reduce voltage while having an adverse effect on the effective capacitance. Hence any optimisation technique will need to track area and speed concurrently while optimising power.
Genetic Algorithms [6] (GAs) have proved successful in solving a number of VLSI design problems [7] [8] , and have shown a high degree of flexibility in handling multiple constraints [8] . In this paper a GA is developed to search for the optimal power solution of a system through the application of high level transformations. The GA successfully manipulates high level systems to produce systems with lower power requirements, while tracking area and speed constraints.
Implementation: Circuits are presented to the GA as Data-Flow Graphs (DFGs). These are encoded into the chromosome representation shown in figure 1. Each element within the DFG is an individual gene in the chromosome. High level transformations operate on the circuits to modify their power requirements. Transformations currently implemented include: Retiming [4] , which is the process of moving delay elements around the DFG to minimise the longest computational (critical) path. Pipelining [4] , which is the process of inserting delays in the DFG, also to minimise the critical path. This may have the disadvantage of increasing system latency. Automatic Pipelining [9] , which is a specialised form of retiming. Loop Unfolding [10] , which creates a parallel implementation of the DFG to increase throughput at the cost of an increase in area. Unfolding utilises the postponing principle [11] , which has the advantage of lower area overhead [11] . It is initially applied at a relatively low rate, after a number of generations the rate is increased to improve the power reduction. demonstrate an increase in fitness until a maximum value is reached. Loop unfolding is then applied to achieve the lowest power solution.
The discontinuity present in the fitness curve is specific to the synthesis problem, since for example a simple pipelining operation on a low fitness circuit may dramatically decrease the critical path, resulting in a sudden decrease in power consumption. The results obtained for each of the example circuits are presented in Table 1 . The comparative power is an estimation of the power consumption of the new circuit expressed as a percentage of the original power consumption. In all cases power was reduced. Conclusion: The results demonstrate that the GA is capable of optimising circuits for power at the high level using a number of transformations. The variable application rates produced designs with good area/power trade-off. The concurrent tracking of power, area and speed shows the effectiveness of the GA method.
